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Abstract. The resistance of on-chip interconnects and the current drive
of transistors is strongly temperature dependent. As a result, the inter-
connect performance is affected by the temperature in a sizeable propor-
tion. In this paper we evaluate thermal effects in global RLC intercon-
nects and quantify their impact in a standard optimization procedure in
which repeaters are used. By evaluating the difference between a sim-
ple RC and an accurate RLC model, we show how the temperature
induced increase of resistance may reduce the impact of inductance. We
also project the evolution of such effects in future technology nodes, ac-
cording to the semiconductor roadmap1.
1 Introduction
Long on-chip interconnects have been usually modeled as RC distributed lines
and ad hoc optimization rules have been consequently developed [1][2]. However,
current clock frequencies on the order of and higher than 1GHz require a suitable
RLC modelization because the wire inductance is no more negligible. A length-
based classification of interconnects that explains when inductance effects have
to be taken into account is proposed in [3]. In a recent paper Ismail and Friedman
presented the formulation of the interconnect delay as an elegant and compact
closed-form function of RLC interconnect, driver and receiver parameters [4]. In
particular the formula captures the entire range where the interconnect behave
as a RC or a RLC line by combining the effects of the various parameters. In the
same paper new design formulas for the computation of the optimal number of
repeaters and the length of wire segments between repeaters are also proposed.
These are expressed in a form such that when the line behaves as RC instead of
RLC, the classic formulation by Bakoglu still holds [1].
If thermal effects are taken into account, the interconnect resistance must
be expressed as a function of the temperature. Usually a linear dependence is
accurate within the range of on-chip operating temperatures. Since the amount
of wire resistance may change the operating regime of the interconnect from
pure RC to moderate RLC or quasi-LC it is important to know the operating
temperature for an accurate modelization. The transistor properties like current
drive, on-resistance, off-current and threshold voltage are temperature dependent
as well. Since the optimal number of repeaters and the optimal wire sizing depend
on both wire and device on-resistance it is important to incorporate such effects
1 This work was founded by the Politecnico di Torino Center of Excellence for Multi-
media Radio-Communications (CERCOM).
in the design formulas. Some work in this direction has been done for pure RC
interconnect taking into account the temperature of the line [5][6] but analysis
for global RLC lines are still lacking in the literature.
The width of interconnects is expected will continue to scale in future technol-
ogy nodes as described in the SIA roadmap [7]. The wire resistance will increase
and will make interconnects more susceptible to thermal effects. The analysis of
this phenomenon and its trend in future technologies is carried out in this work.
In section 2 we introduce the equations of the delay of a RLC line and incor-
porate the temperature dependency in the interconnect and device parameters.
Then we evaluate the impact on non-optimized global lines of various lengths
in a current VLSI technology. We show the importance of taking inductance
into account for accuracy and to avoid timing underestimations. In section 3 the
global lines are optimized by a suitable repeater insertion whose optimum num-
ber and sizing depends on temperature effects. Then an estimation of the trend
in future technologies is proposed in section 4. Finally the conclusion summarizes
the achievements of this work.
2 Thermal effects in RLC on-chip interconnects
Let’s consider a global RLC interconnect of length l driven by a CMOS buffer of
resistance Rr and charged by the input capacitance Cr of the output buffer. The
50% delay can be computed with good approximation by the following empirical
equation developed by Ismail and Friedman[4]
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L, R and C are per unit length values ([L]=H/m, [R]=Ω/m, [C]=F/m). For
L→ 0 (and so ζ →∞) eq. (1) converges to the usual delay of a RC line [1][2].
It is clear that since the temperature affects all resistive parameters, i.e. line
and drivers, its effect on the interconnect optimization should be accounted for.
We have taken interconnect and transistor data from the 2001 SIA roadmap
[7] and added typical temperature dependence of interconnect resistance and
transistor current both fitted in a linear expression:
R(T ) =
ρ(T0)
WH

1 + α(T − T0)

(2)
Idsat(T ) = Idsat(T0)

1 + β(T − T0)

(3)
where W and H are width and thickness of the line and ρ is the resistivity
([ρ]=Ωm). ρ and α are known being respectively 1.68 × 10−8Ωm and 0.4◦C−1
for bulk Copper at 20◦C. However, the effective resistivity is higher for the effect
of the Cu barrier and is about 2.2×10−8Ωm [7]. The temperature dependency
changes as well and we derived a higher value of 0.53◦C−1 from [8]. Idsat(T0) is
one of the roadmap’s specifications and is 900Am−1 (i.e. current per device width
unit) at T0 = 25◦C for high performance devices [7]. This value will be constant
in future technology nodes. Using Hspice and the BSIM3v3 MOSFET model we
derived an approximate value for β of −1.1Am−1K−1 (negative, because the
current decreases as temperature increases). The device resistance is given by
Rr(T ) = γ · Vdd/Idsat(T ) (4)
where γ is a fitting coefficient [9]. The other LC parameters can be evaluated
by means of proper expressions for the typical configuration of a wire embedded
between two other wires of the same metal layer and sandwiched between two
ground planes [11][12]. Let’s consider a line of variable length l implemented in a
130 nm roadmap’s technology node [7]. Its parameters are about R=105Ω/m at
300K and 1.4·105Ω/m at 400K, C=2·10−10F/m and L=2·10−6H/m. In figure
1 is reported the RLC delay of equation (1), for a typical driver-load pair, as a
function of length and at various temperatures, together with the RC delay, that
is neglecting the inductance L. The percentage difference between the two models
is also plotted. Two cases are considered: on the left side a minimum width wire,
according to the minimum pitch rule of the 130 nm technology; on the right side
a wire with 5 times the minimum width is considered. The minimum width wire
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Fig. 1. RC and RLC delays (top) and RC vs. RLC error (bottom) as a function of
length and at different temperatures; min. wire width (left) and 5× min. width (right).
behaves as a RC line except for short lengths where the error RC vs. RLC is on
the order of 20% at low T and lower than 20% at high T. In the larger line the
resistance is reduced and the inductance effect becomes preeminent. The error
is much higher and tends to reduce as T and l increase.
The temperature variation leads to a relevant delay change when the inter-
connect behaves as a RC line, on the order of 50% over the range 300-400K
for minimum width “almost-RC” lines. For the larger “true-RLC” line it is less
than 10% over the same range. A proper wire sizing will be then useful not
only for the delay reduction, but also for the delay variance minimization if the
operating temperature is not known or not precisely controlled.
An accurate estimation of the temperature is needed to improve the correct
timing estimation. Since the delays are monotone increasing functions of tem-
perature a worst case approach could also be followed, but this results in an
overdesign cost that cannot be acceptable for high performance designs or might
impact the global power dissipation.
The RC delay is always smaller than the RLC one regardless of the temper-
ature and the line length. Therefore an accurate RLC modelization is needed
to avoid timing underestimations. The RC delay is a stronger function of l at a
given temperature. This is not surprising because the RC delay is ∝ l2 while the
delay of a pure LC lossless transmission line is ∝ l (time of flight τOF = l
√
LC).
The usual technique of placing buffer between RC line segments is very effec-
tive because of the square nature of the RC delay with l. In a lossless pure LC
line this technique will be ineffective [4]. If we evaluate the optimum number of
repeaters we can expect that a lower number is needed for the RLC case with
respect to the RC one. However, as the temperature increases, the number of
repeaters will approach the RC optimum number.
3 Interconnect optimization via repeaters insertion
Optimum size and number of repeaters in RLC lines areWopt and Nopt = dnopte
and are approximated by the following expressions [4]
nopt =
s
CRl2
Rr0Cr0 
1 + 0.18L3/(RRr0Cr0)
30.3 Wopt =
s
CRr0
Cr0R 
1 + 0.16L3/(RRr0Cr0)
30.24 (5)
where Rr0 and Cr0 are resistance and capacitance of a minimum width driver.
The optimum device resistance is given by Rropt = Rr0/Wopt. The above formu-
las tend to the classic Bakoglu’s formulas for RC lines when L→ 0 [1].
In figure 2 are reported the optimum number of repeaters as a function of
length and temperature for the 130 nm global interconnect, assuming that the
output load is a fraction of the input capacitance of the repeater itself. At the top
of the figure the minimum width has been used and 5× the minimum width at the
bottom. On the left the line has been optimized as if it was a RC line (equation
(5) with L→ 0) while on the right as a RLC line (same equation with L 6= 0).
The minimum width wire requires a high number of repeaters because the line
is almost-RC. In fact, the top-left graph is very similar to the top-right one. For
true RLC lines much less repeaters are needed. The erroneous RC evaluation
of the actual RLC delay leads to an excessive number of repeaters. This is
on the one hand sub-optimum under the delay point of view but on the other
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Fig. 2. Optimum number of repeaters for a 130 nm line as a function of length and
temperature. On the left the line has been considered RC while RLC on the right.
hand detrimental for the power consumption. Moreover the lower sensitivity to
temperature of the RLC line already observed before is reflected in the optimum
number of repeaters that do not vary as for RC lines at different T.
In table 1 are reported the values of Wopt obtained during the optimization
process. The ranges result from the variation of l and T . Once again the minimum
Table 1. Wopt size of optimized repeaters for the 130 nm technology node.
Min wire size Wopt [µm] 5XMin wire size Wopt [µm]
RC model 18.4-21.2 51.1-58.7
RLC model 17-18.6 32.6-38.4
width line is confirmed being “almost-RC” with respect to the larger line as
shown by the similar values in the first column of table 1. On the contrary for
the 5× minimum width lines the inaccurate RC model largely overestimates the
sizing of the repeaters (second column).
If we plot the delay after optimization we observe that it is now almost linear
with length. It is interesting to evaluate the true RLC delay of a line optimized
as if it was a RC line and to compare it with the delay of the RLC optimized line.
The corresponding delay is higher because the capacitance of the additional not
useful buffers increases it. In figure 3 the two delays are reported as a function
of length and at various temperatures. Again the minimum width (left) and the
larger wire (right) are considered.
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Fig. 3. Optimal RLC delay compared to RLC line optimized like a RC line. Minimum
wire width (left) and 5× minimum (right).
The correct estimation of the interconnect temperature as an input for the
optimization may be difficult. Moreover thermal gradients are possible such that
the temperature is non-uniform along the interconnect length [5][6]. Therefore we
have analyzed what happens if the interconnect is optimized at a given temper-
ature and its delay is evaluated at a different temperature. Among the obtained
results the most significant are reported in figure 4 for the 5mm case, minimum
width (top graph) and 5× minimum (bottom graph). In the same graphs are also
compared the true RLC delays of lines correctly optimized with lines optimized
as if they were RC interconnects. The thicker solid lines are the optimum delays
(both RC and RLC) all over the temperature range while the other curves are
optimized only at one temperature and thus are suboptimum over the entire
range. Of course, the thick curve crosses the other curves at temperatures where
suboptimum lines have been optimized. Sometimes suboptimum is slightly better
than optimum because of the integer number of buffers obtained from the dnopte.
The true optimum would be obtained by using a non-integer nopt value which
is obviously impossible. We observe again that the “almost-RC” narrow wire is
more sensitive to thermal effects such that a line optimized at 300K presents
a delay increase of about 30% at 400K (“×” dotted curve in top graph) while
the variation for the larger line is 10% (“×” in bottom graph). Moreover the
difference between RC optimized and RLC optimized is slight, less than 5% for
minimum wire width (top graph). On the contrary, as already shown in figure 3,
the “true-RLC” line correctly optimized as RLC presents a much smaller delay
than the same lines optimized as RC (bottom graph in figure 4).
The difference between lines optimized at different temperatures is small
meaning that the optimization can be done at a reference temperature. The
minimization of the variation over the entire range is obtained by setting the op-
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Fig. 4. RLC delays for minimum width (top) and 5× minimum (bottom) lines opti-
mized at a given temperature and evaluated at other temperatures within the range.
timization temperature at about the middle of the range. Such approach can be
beneficial for the non-critical paths, provided that the maximum variation does
not make them critical. On the contrary critical paths have to be treated using
a worst case approach. Therefore the designer shall evaluate the maximum tem-
perature over the entire range and optimize the line at that temperature. Since
the delay is a monotonically increasing function of temperature this approach
will ensure that the delay constraints will be satisfied at all range.
4 Interconnect optimization in future technology nodes
It is interesting to study the trend of our previous analysis in future roadmap’s
technology nodes. We evaluated the RLC delay of global interconnect lines opti-
mized in the near term technology nodes from 130 nm to 65 nm [7]. The param-
eters for the 65 nm line are about R=4.8·105Ω/m at 300K, C=1.6·10−10F/m
and L=2.2·10−6H/m. In figure 5 the RC and RLC delays as a function of length
and at various temperatures are reported for the previous 2001 130 nm and for
the 2007 65 nm nodes (top graphs). Both minimum and 5× the minimum width
lines are reported. The number of repeaters for the same RLC lines are reported
in the same figure (bottom graphs) calculated at different temperatures (in the
range 300-450K). The minimum width line in the new technology is much more
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Fig. 5. RLC and RC delays (top) and number of repeaters (bottom) of 130 nm and
65 nm lines: minimum width (left) and 5× minimum width (right) interconnects.
resistive than the 130 nm line as shown by the complete overlap of RC and
RLC delay curves. As for the larger line the difference is more appreciable but
still much lower than for the 130 nm case. We can also observe that at a given
length the delay of the 65 nm node is worse than the corresponding 130 nm. One
could argue that such comparison is not correct since scaled interconnect lengths
should be compared. In this case we should compare the 130 nm delay at length
l to the 65 nm delay at length l × 65/130 = l/2 therefore observing a reduction
in delay. However the average length of global interconnects is strictly related to
the chip size that, according to the SIA roadmap document, does not scale with
technology nodes [7]. Thus the comparison at a given length is correct. The over-
all result is not new because the non-scalability of global wires is a well-known
problem [10] but we observe that the impact of both non-scaled length and high
temperature make them more RC than RLC as clear from figures.
For what concerns the optimum number of repeaters, in figure 5 we see that
more repeaters are needed at a given length for the 65 nm line. This is also true
at scaled lengths (l→ l/2). The reason is again that the scaled line is much more
resistive than the 130 nm line.
In figures 6 the trend of delay and error RC vs. RLC is reported for all
intermediate nodes from 130 to 65 nm at a length of 5mm. The delay tends to
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Fig. 6. RC and RLC delay (top) and difference between RC and RLC (bottom) of
5mm global interconnects as a function of the SIA roadmap’s technology node.
increase and presents a reduction at 90 nm due to the foreseen introduction of
a new low-k material that results in a reduction of capacitance. The difference
between the RC and RLC models tends to diminish for higher temperatures as
already shown before and also for scaled technologies approaching the last node.
Therefore we conclude that contrarily to the common wisdom, the inductance
effect are less dominant than expected in future technology nodes because global
wires are more resistive. This phenomenon is exacerbated by the temperature
effect that increases the wire resistance.
5 Conclusions
In this paper we have shown how the temperature dependence of interconnect
and driver resistance impact the behavior of global wires in scaled VLSI tech-
nologies. The effects of temperature are particularly important in RC intercon-
nects. We have seen that if inductance effects are important so that a RLC
modelization is needed, they tend to reduce the impact of temperature. Since
the temperature may define if a line behaves as RC or as RLC by modifying the
resistance value, it is very important to incorporate thermal effects into analysis
and design. In fact, the optimization of interconnect performance may give rise
to strongly different results over the operating range of temperature.
As technology improves and lithography allows to scale wire widths, the
resistance per unit length increases and tend to shield inductance effects. As a
result we foresee that in future wires the inductance effects will be mitigated
and that the effects of temperature will be more and more important.
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